

6/pst

Specification

Digital Signal Transmission System and Method,
Transmission Apparatus and Method, and Reception
5 Apparatus and Method

Technical Field

The present invention relates to a digital signal
10 transmission system and method, a transmission
apparatus and method, and a reception apparatus and
method, and more particularly to a digital signal
transmission system and method, a transmission
apparatus and method, and a reception apparatus and
15 method advantageously used for an apparatus that
reproduces an audio reference clock from a video
reference clock.

Background Art

20 When signals such as digital video signals and
digital audio signals, for example, are transmitted
from a transmission apparatus to a reception apparatus,
the reception apparatus side must reproduce a video
25 reference clock for processing the digital video
signal and an audio reference clock for processing the
digital audio signal.

The frequency of the audio reference clock may
differ depending on the audio signal that is
30 transmitted. In such a case, a plurality of PLL
(Phase Locked Loop) circuits, one for each frequency,

have been conventionally provided in the reception apparatus to reproduce audio reference clocks of different frequencies. This results in the problem of complex configuration, large apparatus size, and
5 high costs.

Disclosure of the Invention

The present invention has been conceived in view
10 of the foregoing and aims at making it possible to reproduce a clock of a plurality of frequencies through a simple configuration.

A digital signal transmission system according to the present invention is characterized in that the
15 transmission apparatus includes clock generating means for generating a first clock and a second clock; frequency information outputting means for outputting frequency information related to a frequency of the first clock; first signal processing
20 means for processing a first signal and outputting a first digital signal based on the first clock generated by the clock generating means; second signal processing means for processing a second signal and outputting a second digital signal based on the second
25 clock generated by the clock generating means; and transmitting means for transmitting the second clock generated by the clock generating means, the frequency information output by the frequency information outputting means, the first digital signal output by
30 the first signal processing means, and the second digital signal output by the second signal processing

means, and the reception apparatus includes receiving means for receiving the signals transmitted by the transmitting means; division ratio information generating means for generating division ratio information, which represents a division ratio, based on the frequency information extracted from the signals received by the receiving means; and clock reproducing means for reproducing the first clock based on the second clock extracted from the signals received by the receiving means and the division ratio information.

A digital signal transmission method according to the present invention is characterized in that a transmission method of the transmission apparatus includes a clock generating step of generating a first clock and a second clock; a frequency information outputting step of outputting frequency information related to a frequency of the first clock; a first signal processing step of processing a first signal and outputting a first digital signal based on the first clock generated by the processing of the clock generating step; a second signal processing step of processing a second signal and outputting a second digital signal based on the second clock generated by the processing of the clock generating step; and a transmitting step of transmitting the second clock generated by the processing of the clock generating step, the frequency information output by the processing of the frequency information outputting step, the first digital signal output by the processing of the first signal processing step, and

the second digital signal output by the processing of the second signal processing step, and a reception method of the reception apparatus includes a receiving step of receiving the signals transmitted by the processing of the transmitting step; a division ratio information generating step of generating division ratio information, which represents a division ratio, based on the frequency information extracted from the signals received by the processing of the receiving step; and a clock reproducing step of reproducing the first clock based on the second clock extracted from the signals received by the processing of the receiving step and the division ratio information.

According to the digital signal transmission system and method of the present invention, in the transmission apparatus side, the first clock and the second clock are generated, the frequency information related to the frequency of the first clock is output, the first signal is processed based on the generated first clock and the frequency information, and the second signal is processed based on the generated second clock. The second clock, the frequency information, the processed first digital signal, and the processed second digital signal are transmitted to the reception apparatus. In the reception apparatus side, the division ratio information, which represents a division ratio, is generated based on frequency information extracted from the received signals, and the first clock is reproduced based on the second clock extracted from the received signals and the division ratio information.

A transmission apparatus according to the present invention is characterized by comprising clock generating means for generating a first clock and a second clock; frequency information outputting means for outputting frequency information related to a frequency of the first clock; first signal processing means for processing a first signal and outputting the first digital signal based on the first clock generated by the clock generating means; second signal processing means for processing a second signal and outputting the second digital signal based on the second clock generated by the clock generating means; and transmitting means for transmitting the second clock generated by the clock generating means, the frequency information output by the frequency information outputting means, the first digital signal output by the first signal processing means, and the second digital signal output by the second signal processing means.

A transmission method according to the present invention is characterized by comprising a clock generating step of generating a first clock and a second clock; a frequency information outputting step of outputting frequency information related to a frequency of the first clock; a first signal processing step of processing a first signal and outputting the first digital signal based on the first clock generated by the processing of the clock generating step; a second signal processing step of processing a second signal and outputting the second digital signal based on the second clock generated by

the processing of the clock generating step; and a transmitting step of transmitting the second clock generated by the processing of the clock generating step, the frequency information output by the processing of the frequency information outputting step, the first digital signal output by the processing of the first signal processing step, and the second digital signal output by the processing of the second signal processing step.

10 According to the transmission apparatus and method of the present invention, the first clock and the second clock are generated, frequency information related to the frequency of the first clock is output, the first signal is processed based on the generated first clock and the frequency information, and the second signal is processed based on the second clock. The second clock, the frequency information, the processed first digital signal, and the processed second digital signal are transmitted.

20 A reception apparatus according to the present invention is characterized by comprising receiving means for receiving the first digital signal, the second digital signal, the frequency information related to a first clock, and a signal including a second clock, all of which are transmitted by a transmission apparatus; division ratio information generating means for generating division ratio information, which represents a division ratio, based on the frequency information extracted from the signals received by the receiving means; and clock reproducing means for reproducing the first clock

based on the second clock received by the receiving means and the division ratio information generated by the division ratio information generating means.

The clock reproducing means can include a first
5 dividing means for dividing the second clock, which
is extracted from the signals received by the
receiving means, by a first division ratio for
generating a signal of a reference frequency; phase
comparing means for comparing the phase of the signal
10 of a reference frequency, generated by the first
dividing means, with the phase of a signal of a
comparison frequency and outputting a phase error
signal; smoothing means for smoothing the error signal
output by the phase comparing means; oscillating means
15 for oscillating a signal of a constant frequency
controlled based on an output from the smoothing
means; a second dividing means for dividing the signal
of a constant frequency, oscillated by the oscillating
means, by a second division ratio based on the division
20 ratio information generated by the division ratio
generating means; a third dividing means for dividing
the signal, generated by the second dividing means,
by a third division ratio based on the division ratio
information generated by the division ratio
25 information generating means; and a fourth dividing
means for dividing the signal, generated by the third
dividing means, by a fourth division ratio for
generating the signal of a comparison frequency.

A reception method according to the present
30 invention is characterized by comprising a receiving
step of receiving the first digital signal, the second

digital signal, frequency information related to a first clock, and a signal including a second clock, all of which are transmitted by a transmission apparatus; a division ratio information generating step of generating division ratio information, which represents a division ratio, based on the frequency information extracted from the signals received by the processing of the receiving step; and a clock reproducing step of reproducing the first clock based on the second clock received by the processing of the receiving step and the division ratio information generated by the processing of the division ratio information generating step.

The clock reproducing step can include a first dividing step of dividing the second clock, which is extracted from the signals received by the processing of the receiving step, by a first division ratio for generating a signal of a reference frequency; a phase comparing step of comparing the phase of the signal of a reference frequency, generated by the processing of the first dividing step, with the phase of a signal of a comparison frequency and generating a phase error signal; a smoothing step of smoothing the error signal generated by the processing of the phase comparing step; an oscillating step of oscillating a signal of a constant frequency based on the signal smoothed by the processing of the smoothing step; a second dividing step of dividing the signal of a constant frequency, oscillated by the processing of the oscillating step, by a second division ratio based on the division ratio information generated by the

processing of the division ratio generating step; a third dividing step of dividing the signal, generated by the processing of the second dividing step, by a third division ratio based on the division ratio information generated by the processing of the division ratio generating step; and a fourth dividing step of dividing the signal, generated by the processing of the third dividing step, by a fourth division ratio for generating the signal of a comparison frequency.

According to the reception apparatus and method of the present invention, the division ratio information representing a division ratio is generated based on the frequency information extracted from the received signals, and the first clock is reproduced based on the received second clock and the division ratio information.

Brief Description of Drawings

20

FIG. 1 is a block diagram showing the configuration of one embodiment of a digital signal transmission system to which the present invention is applied.

25

FIG. 2 is a block diagram showing the configuration of the audio PLL unit shown in FIG. 1.

FIG. 3 is a diagram showing a combination of a sampling frequency and a division ratio.

FIG. 4 is a flowchart showing the transmission processing of the transmission apparatus shown in FIG. 1.

FIG. 5 is a flowchart showing the reception processing of the reception apparatus shown in FIG. 1.

FIG. 6 is a flowchart showing the operation of the audio PLL unit shown in FIG. 2.

Best Mode for Carrying Out the Invention

An embodiment of the present invention will be described below with reference to the drawings. FIG. 1 shows a configuration of an embodiment of a digital signal transmission system according to the present invention. By the way, the word system refers to a logical collection of a plurality of apparatuses but does not need to contain all apparatuses in a same housing. As shown in the figure, a transmission apparatus 1 that transmits a digital signal is connected to a reception apparatus 2 that receives the digital signal via a cable 3 in this system. The transmission apparatus 1 is constituted by a set-top box, a DVD (Digital Versatile/Video Disk) player, etc., and the reception apparatus 2 is constituted by a television tuner, a monitor, etc.

The transmission apparatus 1 includes a PLL (Phase Locked Loop) unit 11 that generates a pixel clock and an audio clock and an Fs selection unit 12 that selects a sampling frequency Fs and outputs Fs information that is the information related to the sampling frequency Fs. The transmission apparatus 1 further includes an audio signal processing unit 13 that processes an audio signal and outputs digital

audio data and a video signal processing unit 14 that processes a video signal and outputs digital video data. The transmission apparatus 1 further includes a modulation unit 15 that modulates and transmits the pixel clock, the F_s information, the digital audio data, and the digital video data.

The reception apparatus 2 includes a demodulation unit 31 that receives and demodulates a signal transmitted from the transmission apparatus 1 and outputs the pixel clock, the F_s information, the audio data, and the video data. The reception apparatus 2 further includes an F_s decoder 32 that generates division ratio information values P and Q based on the F_s information extracted from the demodulation unit 31 and an audio PLL unit 33 that reproduces the audio clock from the pixel clock, extracted from the demodulation unit 31, based on the values P and Q . The reception apparatus 2 further includes a video signal processing unit 34 that processes the digital video data and an audio signal processing unit 35 that processes the digital audio data.

The audio PLL unit 33 is configured as shown in FIG. 2. The audio PLL unit 33 includes a divider 51 that divides the pixel clock extracted from the demodulation unit 31 and outputs the reference frequency signal F_r and a phase comparator 52 that compares the phase of the reference frequency signal F_r with the phase of the comparison frequency signal F_c to output a phase error signal. The audio PLL unit 33 further includes a loop filter unit 53 that smoothes

the error signal output from the phase comparator 52 and a VCO (Voltage Controlled Oscillator) unit 54 that generates a signal F_o of a constant frequency controlled based on the control voltage output from the loop filter unit 53.

In the description below, F_r , F_c , and F_o are used as symbols representing signal types as well as symbols representing the corresponding frequencies. Other signals are represented in the same way.

In addition, the audio PLL unit 33 further includes a variable divider 55 that divides the signal F_o , output from the VCO unit 54, based on the value P output from the F_s decoder 32 and outputs the audio clock of $384F_s$ frequency; and a variable divider 56 that divides the audio clock of $384F_s$ frequency based on the value Q , output from the F_s decoder, and outputs the signal F_m of a constant frequency. The audio PLL unit 33 further includes a divider 57 that divides the signal F_m and outputs the signal F_c of the comparison frequency.

Assuming that different sampling frequency values F_s are represented by F_{s1} , F_{s2} , F_{s3} , and so on, if the frequency of the signal F_o is 384 times of the common multiple of the sampling frequencies F_{s1} , F_{s2} , F_{s3} , and so on, the values of signal F_o $a384F_{s1}$, $b384F_{s2}$, $c384F_{s3}$, and so on become equal. In other words, the relation $a384F_{s1} = b384F_{s2} = c384F_{s3} \dots$ (a , b , c , ... are positive integers) is satisfied. In this case, when the values of the frequency F_o are divided by a , b , c , and so on respectively, the resulting values are $384F_{s1}$, $384F_{s2}$, $384F_{s3}$, and so on,

respectively.

In other words, by selecting the ratio of each 384Fs to its common multiple F_0 , such as a, b, c, and so on, as the division ratio P of the variable divider
 5 55, the frequency F_0 can be kept constant regardless of the sampling frequency F_s .

In addition, if the frequency F_m is 384 times of the common divisor of the frequencies F_{s1} , F_{s2} , F_{s3} , and so on, the relations $384F_{s1} = lF_m$, $384F_{s2} = mF_m$,
 10 $384F_{s3} = nF_m$, and so on (l, m, n, \dots are positive integers) are satisfied. In this case, when $384F_{s1}$, $384F_{s2}$, $384F_{s3}$, and so on are divided by l, m, n , and so on, the result is F_m .

By selecting the ratio of $384F_{s1}$, $384F_{s2}$, $384F_{s3}$,
 15 and so on to its common divisor F_m , such as l, m, n , and so on, as the division ratio Q of the variable divider 56, F_m can be kept constant regardless of F_s .

An example of actual numeric values is used in the description below. Assume that the pixel clock
 20 is 27 MHz, the division ratio (fixed) of the divider 51 is 27000, the division ratio (fixed) of the divider 57 is 6144, the frequency of the reference frequency signal F_r is 1 kHz, and the frequency of the comparison frequency signal F_c is 1 kHz. Assume that the
 25 sampling frequency F_s is one of three: 96 kHz, 48 kHz, and 32 kHz. Assume that the frequency of the signal F_0 generated by the VCO unit 54 is 36.864 MHz in other words 384 times of the least common multiple (96 kHz) of the three kinds of F_s . Assume that the frequency
 30 of the signal F_m output from the variable divider 56 is 6.144 MHz that is the greatest common measure of

the 384 times (36.864 MHz, 18.432 MHz, and 12.288 MHz) of three sampling frequencies F_s .

FIG. 3 shows the values of P , Q , and F_s based on the example of numeric values. By selecting F_s ,
5 P , and Q in this way, F_o and F_m can be kept constant even if F_s changes.

In other words, when F_s is 96 kHz, P is set to 1 and Q is set to 6. When F_s is 48 kHz, P is set to 2 and Q is set to 3. When F_s is 32 kHz, P is set to
10 3 and Q is set to 2.

Although the F_s decoder 32 generates division ratio information, P and Q , from the F_s information that is the sampling frequency information in this preferred embodiment, it is also possible to directly
15 send P and Q instead of sending the F_s information from the transmission apparatus 10.

Next, with reference to the flowchart in FIG. 4, the transmission processing of the transmission apparatus 1 will be described. In step S1, the F_s
20 selection unit 12 selects one of audio sampling frequencies F_s , 96 kHz, 48 kHz, and 32 kHz, to be used based on an instruction from the user. In step S2, the PLL unit 11 generates the pixel clock and, at the same time, generates the audio clock in
25 synchronization with the pixel clock. In step S3, the video signal processing unit 14 processes the video signal based on the pixel clock generated by the PLL unit 11 and outputs the signal as digital video data. In step S4, the audio signal processing unit 13
30 processes the audio signal based on the audio clock generated by the PLL unit 11 and outputs the signal

as digital audio data.

In step S5, the modulation unit 15 modulates the digital video data output from the video signal processing unit 14, the digital audio data output from the audio signal processing unit 13, the pixel clock output from the PLL unit 11, and the Fs information output from the Fs selection unit 12 and sends them to the reception apparatus 2 via the cable 3.

Next, with reference to the flowchart in FIG. 5, the reception processing of the reception apparatus 2 will be described. In step S21, the demodulation unit 31 demodulates the signals received from the transmission apparatus 1 via the cable 3 and extracts the digital video data, the digital audio data, the pixel clock, and the Fs information. In step S22, the Fs decoder 32 generates P and Q, which is division ratio information to be supplied to the variable divider 55 and the variable divider 56, based on the Fs information output from the demodulation unit 31 and outputs them to the audio PLL unit 33. In other words, as shown in FIG. 3, when the Fs information indicates 96 kHz, P is set to 1 and Q is set to 6. When the Fs information indicates 48 kHz, P is set to 2 and Q is set to 3 and, when the Fs information indicates 32 kHz, P is set to 3 and Q is set to 2.

In step S23, the audio PLL unit 33 divides the pixel clock, supplied from the demodulation unit 31, based on the division ratio information P and Q supplied from the Fs decoder 32 and reproduces the audio clock. The detail of the processing will be described later with reference to the flowchart in FIG.

6.

In step S24, the video signal processing unit 34 processes the video data, supplied from the demodulation unit 31, based on the pixel clock supplied also from the demodulation unit 31. In step S25, the audio signal processing unit 35 processes the audio data, supplied from the demodulation unit 31, based on the audio clock supplied from the audio PLL unit 33.

Next, with reference to the flowchart in FIG. 6, the audio clock reproduction processing of the audio PLL unit 33 will be described. In step S31, the divider 51 divides the pixel clock supplied from the demodulation unit 31 and outputs the reference frequency signal F_r . In step S32, the phase comparator 52 compares the phase of the reference frequency signal F_r output from the divider 51 with the phase of the comparison frequency signal F_c output from the divider 57 and outputs the phase error signal. In step S33, the loop filter unit 53 smoothes the error signal output from the phase comparator and outputs the control voltage of the VCO unit 54. In step S34, the VCO unit 54 outputs the signal F_o of a constant frequency controlled based on the loop filter unit 53.

In step S35, the variable divider 55 divides the signal F_o of a constant frequency, output from the VCO unit 54, based on the division ratio information P supplied from the F_s decoder 32 and outputs the audio clock $384F_s$. In step S36, the variable divider 56 divides the audio clock $384F_s$, output from the variable divider 55, based on the division ratio

information Q supplied from the Fs decoder 32 and outputs the signal Fm of a constant frequency. In step S37, the divider 57 divides the signal Fm of a constant frequency, which is output from the variable divider 56, and outputs the comparison frequency signal Fc to the phase comparator 52.

The operation of the audio PLL unit 33 described above will be described in more detail using an example of actual numeric values. When the pixel clock is 27 MHz and the division ratio (fixed) of the divider 51 is 27000, the output of the variable divider 51, in other words, the frequency of the reference frequency signal Fr, is 1 kHz ($= 27000 \text{ kHz} / 27000$). When the frequency of the signal Fo generated by the VCO unit 54 is 36.864 MHz and the sampling frequency Fs is 96 kHz, the division ratio P of the variable divider 55 is set to 1 as shown in FIG. 3 and the frequency of the output signal of the variable divider 55 is set to 36.864 MHz ($= 384 \times 96 \text{ kHz}$). The division ratio Q of the variable divider 56 is set to 6, and the frequency Fm of the output signal of the variable divider 56 is set to 6.144 MHz ($= 36.864 \text{ MHz} / 6$). When the division ratio (fixed) of the divider 57 is 6144, the frequency of the comparison frequency signal Fc is 1 kHz ($= 6144 \text{ kHz} / 6144$) that is equal to the frequency of the reference frequency signal Fr.

In addition, if the sampling frequency Fs is 48 kHz, the division ratio P of the variable divider 55 is set to 2 as shown in FIG. 3 and the frequency of the output signal of the variable divider 55 is 18.432 MHz ($= 36.864 \text{ MHz} / 2 = 384 \times 48 \text{ kHz}$). The division

ratio Q of the variable divider 56 is set to 3, and the frequency F_m of the output signal of the variable divider 56 is set also to 6.144 MHz ($= 18.432 \text{ MHz}/3$).

Furthermore, when the sampling frequency F_s is
5 32 kHz, the division ratio P of the variable divider 55 is set to 3 as shown in FIG. 3 and the frequency of the output signal of the variable divider 55 is 12.288 MHz ($= 36.864 \text{ MHz}/3 = 384 \times 32 \text{ kHz}$). The division ratio Q of the variable divider 56 is set to
10 2 and the frequency F_m of the output signal of the variable divider 56 is set also to 6.144 MHz ($= 12.288 \text{ MHz}/2$).

As described above, even when the value of the sampling frequency F_s changes, the frequency F_o of the
15 output signal of the VCO unit 54 and the frequency F_m of the output signal of the variable divider 56 remain unchanged and, as a result, the frequency of the comparison frequency signal F_c is kept constant.

By the way, although the number of audio clock
20 frequencies is three in the above description, the present invention may also be applied when the number of audio clock frequencies is two or four, or more.

As described above, the common VCO can be used in the receiving side even if the sampling frequency
25 changes in the transmitting side. In addition, even if the sampling frequency changes in the transmitting side, the frequency of the comparison signal can be kept constant in the receiving side. For example, when video digital data and audio digital data are
30 transmitted at the same time, a relatively inexpensive, small system can be built that allows the receiving

side to reproduce the audio reference clock from the video reference clock. This eliminates the need of transmitting the audio reference clock, thus increasing the transmission efficiency.

5 It should be noted that the steps for executing the sequence of processing described above in this specification include not only processing executed chronologically according to the order in which the steps are described but also processing not
10 necessarily executed chronologically but sometimes executed in parallel or individually.

 Although an example of the processing of the video signal and the audio signal is described above, the present invention may also be applicable to the
15 processing of other signals.

Industrial Applicability

 As described above, according to a first
20 embodiment of the present invention, a system may be realized in which a reception apparatus can generate a first clock of a plurality of different frequencies. In particular, it is possible to implement a simply structured, inexpensive, small scaled system.

25 According to a second embodiment of the present invention, a transmission apparatus may be realized that allows a reception apparatus to generate a first clock of a plurality of different frequencies. In particular, it is possible to implement a transmission
30 apparatus that makes the reception apparatus simply structured, inexpensive, and small.

According to a third embodiment of the present invention, a first clock of a plurality of different frequencies may be generated. In particular, it is possible to generate such a clock without making the
5 configuration complex, large, and expensive.